

vsim - continued

<i>Key Arguments (use –help for full list)</i>	
<code>[-restore <filename>]</code>	Restore a simulation
<code>[-sdf[<i>min typ max</i>] <region>=<sdf>]</code>	
	Apply SDF timing data e.g., <code>sdfmin /top=MySDF.txt</code>
<code>[-sdfnowarn]</code>	Disable SDF warnings
<code>[-sv_seed <seed>]</code>	Specify a seed for the Random Number Generator of the root thread
<code>[-t [<mult>]<unit>]</code>	Time resolution
<code>[-vcdstim [<instance>=<filename>]</code>	
	Stimulate the top-level design or instances from an Extended VCD file
<code>[-version]</code>	Returns vsim version
<code>[-vopt]</code>	Run vopt automatically
<code>[-novopt]</code>	Disables automatic vopt run
<code>[-voptargs="<args>"]</code>	Arguments to pass to vopt
<code>[-view <filename>]</code>	Log file for VSIM to view
<code>[-wlf <filename>]</code>	Log file to create
<code>[<libname>,<design_unit>]</code>	Configuration, Module, Entity/Arch, or optimized design to simulate
<code>[-wlfcache<size>]</code>	Specify WLF reader cache size (per WLF file.)
<code>[-wifslim <size>]</code>	Specify the number of Megabytes to be saved in event log file
<code>[-wftlim <duration>]</code>	Specify the duration of time to be saved in event log file

Examples
vsim top
vsim -lib mywork top -do commands.do

qverilog

The qverilog command compiles, optimizes, and simulates Verilog and SystemVerilog designs in a single step.

1. automatic work library creation
2. support for all standard vlog arguments
3. support for C/C++ files via the SystemVerilog DPI
4. implicit “run -all; quit” unless using -i, -gui, -do (see -R below)
5. vopt peformance invoked (see the vopt section of this guide)

<i>Key arguments to qverilog</i>	
<code><filename></code>	Verilog source code file to compile, one is required
<code>[-R <sim_options>]</code>	vsim command options applied to simulation

SVA & PSL

<i>Key arguments to vcom and vlog</i>	
<code>[-pslfile <file>]</code>	External PSL file
<code>[-nops]</code>	Ignore embedded PSL assertions

<i>Key arguments to vsim</i>	
<code>[-nops]</code>	ignore embedded PSL assertions
<code>[-nosva]</code>	ignore SystemVerilog concurrent assertions

<i>Key Commands</i>	
assertion fail	Assertion failure response
assertion pass	Assertion pass response
assertion report	Assertion status report
fcover clear	Clear coverage meta-data
fcover	Adds meta-data to coverage database
fcover configure	Functional coverage target configuration
fcover report	Functional coverage results report
fcover save	Save data to reloadable file
vcover merge	Merge coverage data files offline

<i>Key modelsim.ini variables</i>	
AssertionFail*	Control assertion failure behavior
AssertionFormat*	Define messages for VHDL assertion types
AssertionPass*	Control assertion pass behavior
BreakOnAssertion	Stop the simulator after assertion message
Cover*	Control cover directive behavior
IgnoreSVA*	Control SVA message logging
Sv_Seed	Seed random number generator

Code Coverage

<i>Key Arguments to vcom/vlog</i>	
<code>-cover bc[fsx]</code>	Specifies coverage type(s)
<i>Key Arguments to vsim</i>	
<code>-coverage</code>	Enables statistics collection

Wave Window

<code>add wave <item></code>	Wave specific signals/nets
<code>add wave *</code>	Wave signals/nets in scope
<code>add wave -r /*</code>	Wave all signals/nets in design
<code>add wave abus(31:15)</code>	Wave a slice of a bus
<code>view wave</code>	Display wave window
<code>view wave -new</code>	Display additional wave window
<code>write wave</code>	Print wave window to file
<code><left mouse button></code>	Select signal / Place cursor
<code><middle mouse button></code>	Zoom options
<code><right mouse button></code>	Context Menu
<code><ctrl-f></code>	Find next item
<code><tab></code> (go right)	Search forward for next edge
<code><shift-tab></code> (go left)	Search backward for next edge
<code>l</code> or <code>+ l</code> or <code>o</code> or <code>-</code>	Zoom in Zoom out
<code>f</code> <code>l</code>	Zoom full Zoom Last

<i>Key modelsim.ini variables</i>	
WLF*	Waveform management variables
WLFCacheSize	Change default or disable WLF file cache

Tcl/Tk
Environment Variable

MODELSIM_TCL	
<i>Online Documentation</i>	
Help->Tcl Help	
Help->Tcl Syntax	
Help->Tcl Man Pages	
Help->Technotes->MTL_Widgets	

<i>Language Syntax</i>	
command arg1 arg2 arg3 ...	

<i>Language Syntax: Command</i>	
set <var> <value>	
expr <math expression>	
exec <ShellCommand>	
info <option> <procedure name>	
winfo <option> <window name>	

<i>Language Syntax: Procedures</i>	
proc name {arglist} {body}	
proc diag {a b} {	
set c [expr sqrt(\$a*\$a + \$b	
return \$c }	

<i>Language Syntax: Conditionals</i>	
if {boolean} {bodytrue} else {bodyfalse}	
if {\$now < 10000} {echo \$now}	

<i>Language Syntax: Loops</i>	
while {boolean} {body}	
foreach loopVar {valuelist} {cmdBody}	
for {initial} {test} {final} {body}	

<i>Poking around in Tcl/Tk</i>	
info	Get info on a Tcl construct
info xx	Find out the args to info
winfo	Get info on Tk widgets
winfo xx	Find out args to winfo
winfo children .	Return the sub-widgets to simulator

Quick Guide

ModelSim 6.2

Environment Variables/Key Files

<i>Environment Variables (see the “printenv” command)</i>		
LM_LICENSE_FILE	Optional	<i>Required</i> Pathname of <i>license.dat</i> file or port@host
DOPATH	Optional	Search path for “.do” files
EDITOR	Optional	Specifies editor for “edit” cmd
MODELSIM	Optional	Pathname of <i>modelsim.ini</i> file
MODELSIM_TCL	Optional	path to optional graphical preference file
MODELSIM_PREFERENCES	Optional	Pathname to user interface preferences
MODEL_TECH		<i>Don’t Set</i> FOR INTERNAL USE ONLY
MGC_LOCATION_MAP	Optional	Used as “soft” path to find files
PLI OBJS	Optional	Used to load PLI object files
TMPDIR	Optional	Used by VSIM for temp space

<i>Key Files</i>	
<i>.modelsim</i>	GUI preferences file
<i>startup.do</i>	Default name of macro executed after design is loaded; See “startup=” line in modelsim.ini
<i>transcript</i>	Default filename that the transcript window activity is saved to
<i>vsim.wlf</i>	Default name of simulation log file saved by VSIM

modelsim.ini
Copy modelsim.ini to current directory
Execute vmap -c
Loading order (stops after finding first file)

1. \$MODELSIM environment variable
2. Current directory if \$MODELSIM is not set
3. In `/<install_dir>/modeltech/<platform>` directory
4. In `/<install_dir>/modeltech` directory

For Detailed Information see:
the “Simulator Variables” appendix in the User’s Manual

GUI shortcuts
F2 = toggle active pane/window
F3 = zoom active pane/window

Support
ModelSim Customers
www.model.com/support/default.asp
ModelSim Customers in Europe
www.model.com/contact_us/default.asp
Mentor Graphics Customers
support_net@mentor.com
1-800-547-4303
Mentor Graphics Customers outside North America
www.mentor.com/supportnet/support_offices.html

Design optimization options

1. The VoptFlow modelsim.ini variable sets the default design optimization on (1) or off (0).
2. Optimized designs simulate faster, while non-optimized designs provide object visibility for debugging.
3. Use +acc with vopt or vsim -voptargs with +acc for selective design-object visibility during debugging.
4. Read “Optimizing Designs with vopt” in the User’s Manual for additional information.

ModelSim®

Key Commands

Commands may be used in the following locations: (Sh)ell, (M)odelSim> prompt, or (V)SIM> prompt. See Command Reference for complete command list and syntax.

<i>vcom</i>	Sh, M, V	VHDL Compiler (see below)
<i>vdel</i>	Sh, M, V	Deletes a design unit from a specific library
<i>vdir</i>	Sh, M, V	Lists the contents of a library
<i>vlib</i>	Sh, M, V	Creates a design library
<i>vlog</i>	Sh, M, V	Verilog Compiler (see below)
<i>sccom</i>	Sh, M, V	SystemC Compiler (see below)
<i>vmap</i>	Sh, M, V	Defines or displays library mappings
<i>vopt</i>	Sh, M, V	Optimize design (see <i>Performance</i> below)
<i>vsim</i>	Sh, M, V	Load design (see below)
<i>qverilog</i>	Sh,M,V	Single-step compile and simulate
<i>add list l wave</i>	V	Add signals to the List or Wave windows
<i>add log</i>	V	Log signals to <i>vsim.wlf</i> file for analysis later
<i>alias</i>	M, V	Create a user defined alias (e.g., <i>alias h "history"</i>)
<i>bp, bd</i>	V	Set/Clear a breakpoint
<i>cd</i>	Sh, M, V	Change directory
<i>change</i>	V	Modify a VHDL variable or Verilog register
<i>checkpoint</i>	V	Save the state of you simulation (see <i>restore</i>)
<i>compare add</i>	M, V	Compare signals
<i>configure</i>	M, V	Configure List or Wave window attributes
<i>delete</i>	V	Remove HDL item from List or Wave window
<i>do</i>	M, V	Execute a file of commands (e.g., <i>do macro.do</i>)
<i>drivers</i>	V	Display current and future value of signal or net drivers
<i>dumplog64</i>	Sh	Dump the contents of the <i>vsim.wlf</i> file in a readable form
<i>echo</i>	M, V	Display message (e.g., <i>echo "Time is \$now ns."</i>)
<i>edit</i>	M, V	Invoke editor specified by the EDITOR env variable
<i>environment</i>	M, V	Display or change current region/signal environment
<i>examine</i>	M, V	Examine one or more HDL items (e.g., <i>exa /top/clk</i>)
<i>find</i>	V	Display pathnames of matching HDL items
<i>force</i>	V	Force signals or nets (e.g., <i>force clk 1 10, 0 20 -r 100</i>)
<i>history</i>	M, V	List previous commands
<i>noforce</i>	V	Release signals or nets from force commands
<i>notepad</i>	M, V	Simple text editor
<i>printenv</i>	M, V	Display names and values of environment variables
<i>profile on</i>	M, V	Turn on Performance Analyzer
<i>property</i>	V	Change List or Wave signal attributes (color, radix, etc.)
<i>pwd</i>	M, V	Display current path in Main transcript window
<i>radix</i>	M, V	Change the default radix in all windows
<i>report</i>	M, V	returns all control or state variable values
<i>restart</i>	V	Restart the simulator
<i>restore</i>	M, V	Restore the simulation state from a previous <i>checkpoint</i>
<i>resume</i>	M, V	Resume macro execution after a pause command
<i>right l left</i>	V	Search in wave window for next transition or -expr
<i>run</i>	V	Advance simulation time (e.g., <i>run 1000</i>)
<i>search l next</i>	V	Search specified window for next item matching pattern
<i>seetime</i>	V	Scroll List or Wave window to time (e.g., <i>seetime wave 500</i>)
<i>vcd2wlf</i>	Sh	Translate VCD file into WLF file
<i>vcddumpports</i>	M, V	Create a VCD file
<i>vcover merge</i>	Sh, M, V	Merges coverage reports
<i>vgencomp</i>	Sh	Create VHDL component from compiled Verilog module
<i>view</i>	M, V	Open a GUI window and pop it to the top
<i>vmake</i>	Sh	Print a makefile for a library
<i>vsource</i>	V	Display HDL source file in Source window
<i>when</i>	M, V	Perform action on condition (e.g., <i>when clk=1 {echo clk}</i>)
<i>where</i>	M, V	Display info about the environment
<i>wlfman</i>	Sh, M, V	manage waveform files
<i>wlf2log</i>	Sh, M, V	convert waveform file to log file
<i>wlf2vcd</i>	Sh, M, V	convert waveform file to vcd file
<i>vcover</i>	Sh, M, V	manage coverage information

Key Commands - continued

Commands may be used in the following locations: (Sh)ell, (M)odelSim> prompt, or (V)SIM> prompt. See Command Reference for complete command list and syntax.

<i>write</i>	M, V	Records names, window contents, and preferences to a file
<i>!! l !n</i>	M, V	Repeat last command, Repeat nth command
<i>!abc</i>	M, V	Repeat cmd starting "abc"
<i>^abc^xyz</i>	M, V	Replace "abc" in previous command with "xyz"

vlog

Key Arguments (use –help for full list)

[-vlog95compat]	Disable Verilog 2001 keywords
[-compat]	Disable event order optimizations
[-f <filename>]	Pass in arguments from file
[-hazards]	Enable run-time hazard checking
[-help]	Display <i>vlog</i> syntax help
[-nodebug]	Hide internal variables & structure
[-quiet]	Disable loading messages
[-R <simargs>]	Invoke VSIM after compile
[-refresh]	Regenerate lib to current version
[-sv]	Enables SystemVerilog keywords
[-version]	Returns vlog version
[-v <library_file>]	Specify Verilog source library
[-work <libname>]	Specify work library
<filename(s)>	Verilog file(s) to be compiled

Examples
vlog top.v
vlog –work mylib –refresh

vcom

Key Arguments (use –help for full list)

[-2002] [-93] [-87]	Choose VHDL 2002,1993, or 1987
[-check_synthesis]	Turn on synthesis checker
[-debugVA]	Print VITAL opt status
[-explicit]	Resolve ambiguous overloads
[-help]	Display <i>vcom</i> syntax help
[-f <filename>]	Pass in arguments from file
[-norangecheck]	Disable run time range checks
[-nodebug]	Hide internal variables & structure
[-novitalcheck]	Disable VITAL95 checking
[-nowarn <#>]	Disable individual warning msg
[-quiet]	Disable loading messages
[-refresh]	Regenerate library image
[-version]	Returns vcom version
[-work <libname>]	Specify <i>work</i> library
<filename(s)>	VHDL file(s) to be compiled

Examples
vcom MyDesign.vhd
vcom -93 -work /lib/mylib util.vhd
vcom -refresh

Light blue highlight denotes SE-only features.

Light orange highlight denotes Questa-only features.

sccom

Key Arguments (use –help for full list)

-link	Links source code, required
[CPP option]	C++ compiler option
[-g]	Compile with debugging info
-w	Echo subprocess invocations on stdout
[-scv]	Includes SystemC verification library
<filename(s)>	SystemC files to be compiled

Examples
sccom -g example.cpp
sccom -link example
sccom -l/home/systemc/include -g a.cpp b.cpp

vopt

Design optimization options

1. The VoptFlow modelsim.ini variable (below) sets the default design optimization on (1) or off (0).
2. Optimized designs simulate faster, while non-optimized designs provide object visibility for debugging.
3. Use +acc with vopt or vsim -voptargs with +acc for selective design object visibility during debugging.
4. Read “Optimizing Designs with vopt” in the User’s Manual for additional information.

Key arguments to vopt

-o <name>	Optimized design name
<design>	Top-level design unit
[+acc=<spec>]+[<module>]]	Enable design object visibility

Key arguments to vsim

[-vopt]	Run vopt if not automatically invoked
[-voptargs="<args>"]	Arguments passed to vopt, use +acc args for design visibility

modelsim.ini variable

VoptFlow = 1	Set vopt optimized flow as default
VoptFlow = 0	Set non-optimized flow as default

vsim

Key Arguments (use –help for full list)

[-0in]	Enable support for 0in tools
[-0in_options]	Specify options to be passed to the 0in tools in quotes
[-0in_voptflow]	Should be specified with -0in while loading a module optimized by vopt
[-assertdebug]	Keep data for debugging assertion failures
[-assertfile <filename>]	Alternative file for recording assert messages
[-assume]	Simulate PSL and Verilog assume directives same as assert directives
[-c]	Run in cmd line mode
[-coverage]	Invoke Code Coverage
[-do "cmd" l <file>]	Run cmd or file at startup
[-elab]	Create elaboration file
[-f <filename>]	Pass in args from file
[-glG<name=value>]	Set VHDL Generic values
[-hazards]	Enable hazard checking
[-help]	Display vsim syntax help
[-l <logfile>]	Save transcript to log file
[-load_elab]	Simulate an elaboration file
[-noassume]	Do not simulate PSL and Verilog assume directives
[-nopsl]	Disable PSL assertions
[-nosva]	Disable System Verilog concurrent assertions
[-notimingchecks]	Disable timing checks
[-quiet]	Disable loading messages

(continued on next page)

8005 SW Boeckman Road
Wilsonville, OR 97070
Phone: 503.685.0820
Toll free: 877.744.6699
Fax: 503.685.0910

